## Outline

## Important memory system properties

- 1 Cache coherence the hardware view
- 2 Synchronization and memory consistency review
- 3 C11 Atomics
- 4 Avoiding locks

#### Coherence – concerns accesses to a single memory location

- Must obey program order if access from only one CPU
- There is a total order on all updates
- There is bounded latency before everyone sees a write

#### Consistency – concerns ordering across memory locations

- Even with coherence, different CPUs can see the same write happen at different times
- Sequential consistency is what matches our intuition (As if instructions from all CPUs interleaved on one CPU)
- Many architectures offer weaker consistency
- Yet well-defined weaker consistency can still be sufficient to implement thread API contract from concurrency lecture

1/45

3/45

## **Multicore Caches**

- Performance requires caches
  - Divided into chuncks of bytes called lines (e.g., 64 bytes)
  - Caches create an opportunity for cores to disagree about memory
- Bus-based approaches
  - "Snoopy" protocols, each CPU listens to memory bus
  - Use write-through and invalidate when you see a write bits
  - Bus-based schemes limit scalability
- Modern CPUs use networks (e.g., hypertransport, QPI)
  - CPUs pass each other messages about cache lines

## **MESI coherence protocol**

#### Modified

- One cache has a valid copy
- That copy is dirty (needs to be written back to memory)
- Must invalidate all copies in other caches before entering this state

#### Exclusive

- Same as Modified except the cache copy is clean

#### Shared

- One or more caches and memory have a valid copy

#### Invalid

- Doesn't contain any data
- Owned (for enhanced "MOESI" protocol)
  - Memory may contain stale value of data (like Modified state)
  - But have to broadcast modifications (sort of like Shared state)
  - Can have both one owned and multiple shared copies of cache line

4/45

2/45

## **Core and Bus Actions**

- Core
  - Read
  - Write
  - Evict (modified? must write back)
- Bus
  - Read: without intent to modify, data can come from memory or another cache
  - Read-exclusive: with intent to modify, must invalidate all other cache copies
  - Writeback: contents put on bus and memory is updated

## cc-NUMA

- Old machines used dance hall architectures
  - Any CPU can "dance with" any memory equally
- An alternative: Non-Uniform Memory Access (NUMA)
  - Each CPU has fast access to some "close" memory
  - Slower to access memory that is farther away
  - Use a directory to keep track of who is caching what
- Originally for esoteric machines with many CPUs
  - But AMD and then intel integrated memory controller into CPU
  - Faster to access memory controlled by the local socket (or even local die in a multi-chip module)

#### cc-NUMA = cache-coherent NUMA

- Rarely see non-cache-coherent NUMA (BBN Butterfly 1, Cray T3D)

# impieme

## **Real World Coherence Costs**

- See [David] for a great reference. Xeon results:
  - 3 cycle L1, 11 cycle L2, 44 cycle LLC, 355 cycle local RAM
- If another core in same socket holds line in modified state:
  - load: 109 cycles (LLC + 65)
  - store: 115 cycles (LLC + 71)
  - atomic CAS: 120 cycles (LLC + 76)
- If a core in a different socket holds line in modified state:
  - NUMA load: 289 cycles
  - NUMA store: 320 cycles
  - NUMA atomic CAS: 324 cycles

#### • But only a partial picture

- Could be faster because of out-of-order execution
- Could be slower if interconnect contention or multiple hops

## **NUMA and spinlocks**

- Test-and-set spinlock has several advantages
  - Simple to implement and understand
  - One memory location for arbitrarily many CPUs

#### But also has disadvantages

- Lots of traffic over memory bus (especially when > 1 spinner)
- Not necessarily fair (same CPU acquires lock many times)
- Even less fair on a NUMA machine
- Idea 1: Avoid spinlocks altogether (today)
- Idea 2: Reduce bus traffic with better spinlocks (next lecture)
  - Design lock that spins only on local memory
  - Also gives better fairness

8/45

## Outline

- 1 Cache coherence the hardware view
- 2 Synchronization and memory consistency review
- 3 C11 Atomics
- 4 Avoiding locks

mutex\_t m;

lock(&m);

unlock(&m);

Expected speedup limited when only part of a task is sped up

 $T(n) = T(1)\left(B + \frac{1}{n}(1-B)\right)$ 

Amdahl's law

- *T*(*n*): the time it takes *n* CPU cores to complete the task *B*: the fraction of the job that must be serial
- Even with massive multiprocessors,  $\lim_{n \to \infty} B \cdot T(1)$

Places an ultimate limit on parallel speedup

Problem: synchronization increases serial section size

10/45

## Locking granularity

 Consider two lookup implementations for global hash table: struct list \*hash\_tbl[1021];

coarse-grained locking

```
mutex_lock(&m);
struct list_elem *pos = list_begin (hash_tbl[hash(key)]);
/* ... walk list and find entry ... */
mutex_unlock(&m);
```

#### fine-grained locking

• Which implementation is better?

Makes critical section atomic

cnt = cnt + 1; /\* critical section \*/

Only one thread can hold a mutex at a time

- Recall thread API contract
  - All access to global data must be protected by a mutex

**Locking basics** 

- Global = two or more threads touch data and at least one writes
- Means must map each piece of global data to one mutex
   Never touch the data unless you locked that mutex
- But many ways to map data to mutexes

11/45

7/45

Locking granularity (continued)	Locking granularity (continued)
<list-item><list-item><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item>	<ul> <li>• Fine-grained locking admits more parallelism</li> <li>• E.g., imagine network server looking up values in hash table</li> <li>• Parallel requests will usually map to different hash buckets</li> <li>• O fine-grained locking should allow better speedup</li> <li>• Men might coarse-grained locking be better?</li> <li>• Suppose you have global data that applies to whole hash table</li> <li>• struct hash_table {</li> <li>* size_t num_elements; /* num items in hash table */ * size_t num_buckets; /* * size of buckets array */ * * * * * * * * * * * * * * * * * *</li></ul>
Readers-writers problem	Implementing shared locks
<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></section-header>	<pre>struct sharedlk {     int i;    /* # shared lockers, or -1 if exclusively locked */     mutex_t m;     cond_t c;     };     void AcquireExclusive (sharedlk *sl) {         lock (&amp;sl-&gt;m);         while (sl-&gt;i) { wait (&amp;sl-&gt;m, &amp;sl-&gt;c); }         sl-&gt;i = -1;         unlock (&amp;sl-&gt;m);     }     void AcquireShared (sharedlk *sl) {         lock (&amp;sl-&gt;m);         while (&amp;sl-&gt;i &lt; 0) { wait (&amp;sl-&gt;m, &amp;sl-&gt;c); }         sl-&gt;i++;         unlock (&amp;sl-&gt;m);     } }</pre>

## Implementing shared locks (continued)

```
void ReleaseShared (sharedlk *sl) {
    lock (&sl->m);
    if (!--sl->i)
        signal (&sl->c);
    unlock (&sl->m);
}
void ReleaseExclusive (sharedlk *sl) {
    lock (&sl->m);
    sl->i = 0;
    broadcast (&sl->c);
    unlock (&sl->m);
}
```

• Any issues with this implementation?

## Implementing shared locks (continued)

```
void ReleaseShared (sharedlk *sl) {
    lock (&sl->m);
    if (!--sl->i)
        signal (&sl->c);
    unlock (&sl->m);
}
void ReleaseExclusive (sharedlk *sl) {
    lock (&sl->m);
    sl->i = 0;
    broadcast (&sl->c);
    unlock (&sl->m);
}
```

#### • Any issues with this implementation?


- Prone to starvation of writer (no bounded waiting)
- How might you fix?

#### **Review: Test-and-set spinlock**

```
struct var {
  int lock;
 int val:
};
void atomic_inc (var *v) {
  while (test_and_set (&v->lock))
  v->val++;
 v \rightarrow lock = 0;
7
void atomic_dec (var *v) {
  while (test_and_set (&v->lock))
  v->val--;
  v \rightarrow lock = 0;
7
```

#### Memory reordering danger

- Suppose no sequential consistency (& don't compensate)
- Hardware could violate program order



• If atomic\_inc called at /\* danger \*/, bad val ensues!

18 / 45

19/45

## Ordering requirements

Is this code correct without sequential consistency?

```
void atomic_inc (var *v) {
  while (test_and_set (&v->lock))
  v->val++;
  /* danger */
  v \rightarrow lock = 0;
}
```

#### • Must ensure all CPUs see the following:

1. v->lock = 1 ran before v->val was read and written

2. v->lock = 0 ran after v->val was written

## • How does #1 get assured on x86?

- Recall test\_and\_set uses xchgl %eax, (%edx)
- How to ensure #2 on x86?

## **Ordering requirements**

void atomic\_inc (var \*v) { while (test\_and\_set (&v->lock))

v->val++; /\* danger \*/  $v \rightarrow lock = 0;$ }

```
• Must ensure all CPUs see the following:
```

```
1. v->lock = 1 ran before v->val was read and written
```

2. v->lock = 0 ran after v->val was written

#### • How does #1 get assured on x86?

- Recall test\_and\_set uses xchgl %eax, (%edx)
- xchgl instruction always "locked," ensuring barrier
- How to ensure #2 on x86?

19/45

17/45

## Gcc extended asm syntax [FSF]

```
asm volatile (template-string : outputs : inputs : clobbers);
```

#### Puts template-string in assembly language compiler output

- Expands %0, %1, ... (a bit like printf conversion specifiers)
- Use "%%" for a literal % (e.g., "%%cr3" to specify %cr3 register)
- inputs/outputs specify parameters as "constraint" (value)

int outvar, invar = 3; asm ("movl %1, %0" : "=r" (outvar) : "r" (invar)); /\* now outvar == 3 \*/

- clobbers lists other state that get used/overwritten
  - Special value "memory" prevents reordering with loads & stores
  - Serves as compiler barrier, as important as hardware barrier

#### volatile indicates side effects other than result

- Otherwise, gcc might optimize away if you don't use result

• Must ensure all CPUs see the following: 1. v->lock = 1 ran before v->val was read and written

2. v->lock = 0 ran after v->val was written

while (test\_and\_set (&v->lock))

## • How does #1 get assured on x86?

Definitely need compiler barrier

void atomic\_inc (var \*v) {

v->val++;

7

 $v \rightarrow lock = 0$ :

- Recall test\_and\_set USes xchgl %eax, (%edx)

asm volatile ("sfence" ::: "memory");

- xchgl instruction always "locked," ensuring barrier

## • How to ensure #2 on x86?

- Might need fence instruction after, e.g., non-temporal stores

Ordering requirements

## **Correct spinlock on alpha**

- Recall implementation of test\_and\_set on alpha (with much weaker memory consistency than x86):
  - \_test\_and\_set:

	ldq_l	v0, 0(a0)	<pre># v0 = *lockp (LOCKED)</pre>
	bne	v0, 1f	# if (v0) return
	addq	zero, 1, vO	# v0 = 1
	stq_c	v0, 0(a0)	<pre># *lockp = v0 (CONDITIONAL)</pre>
	beq mb	v0, _test_and_set	<pre># if (failed) try again</pre>
1:	addq ret	zero, zero, vO zero, (ra), 1	# return 0

 Memory barrier instruction mb (like mfence)
 All processors will see that everything before mb in program order happened before everything after mb in program order

Outline

• Need barrier before releasing spinlock as well: asm volatile ("mb" ::: "memory"); v->lock = 0;

Cache coherence – the hardware view

3 C11 Atomics

4 Avoiding locks

2 Synchronization and memory consistency review

21/45

## Memory barriers/fences

- Fortunately, consistency need not overly complicate code
  - If you do locking right, only need a few fences within locking code
  - Code will be easily portable to new CPUs
- Most programmers should stick to mutexes
- But advanced techniques may require lower-level code
  - Later this lecture will see some wait-free algorithms
  - Also important for optimizing special-case locks (E.g., linux kernel rw\_semaphore, ...)
- Algorithms often explained assuming sequential consistency
  - Must know how to use memory fences to implement correctly
  - E.g., see [Howells] for how Linux deals with memory consistency
  - Also, another plug for Why Memory Barriers
- Next: How C11 allows portable low-level code

22/45

24 / 45

## **Atomics and portability**

- Lots of variation in atomic instructions, consistency models, compiler behavior
  - Changing the compiler or optimization level can invalidate code
- Different CPUs today: Your laptop is x86, but cell phone ARM
  - x86: Total Store Order Consistency Model, CISC
  - arm: Relaxed Consistency Model, RISC
- Could make it impossible to write portable kernels and applications
- Fortunately, the C11 standard has builtin support for atomics
  - Enable in GCC with the -std=gnu11 flag (now the default)
- Also available in C++11, but won't discuss today

23/45

## Background: C memory model [C11]

#### • Within a thread, many evaluations are sequenced

- E.g., in "f1(); f2();", evaluation of f1 is sequenced before f2

- Across threads, some operations synchronize with others
   E.g., releasing mutex m synchronizes with a subsequent acquire m
- Evaluation A happens before B, which we'll write  $A \rightarrow B$ , when:
  - *A* is sequenced before *B* (in the same thread),
  - A synchronizes with B,
  - *A* is dependency-ordered before *B* (ignore for now—means *A* has release semantics and *B* consume semantics for same value), or
  - There is another operation X such that  $A \rightarrow X \rightarrow B^{,1}$

## **C11 Atomics: Big picture**

- C11 says behavior of a data race is undefined
  - A write conflicts with a read or write of same memory location
  - Two conflicting operations *race* if not ordered by happens before
  - Undefined can be anything (e.g., delete all your files, ...)
- Spinlocks (and hence mutexes that internally use spinlocks) synchronize across threads
  - Synchronization adds happens before arrows, avoiding data races
- Yet hardware supports other means of synchronization
- C11 atomics provide direct access to synchronized lower-level operations
  - E.g., can get compiler to issue lock prefix in some cases

## **C11 Atomics: Basics**

- Include new <stdatomic.h> header
- New \_Atomic type qualifier: e.g., \_Atomic int foo;
  - Convenient aliases: atomic\_bool, atomic\_int, atomic\_ulong,...
    Must initialize specially:

#### Compiler emits read-modify-write instructions for atomics

- E.g., +=, -=, |=, &=, ^=, ++, -- do what you would hope
- Act atomically and synchronize with one another
- Also functions including atomic\_fetch\_add, atomic\_compare\_exchange\_strong,...

#### 27/45

## **Exposing weaker consistency**

#### enum memory\_order { /\*...\*/ };

\_Bool atomic\_flag\_test\_and\_set\_explicit(
 volatile atomic\_flag \*obj, memory\_order order);
void atomic\_flag\_clear\_explicit(
 volatile atomic\_flag \*obj, memory\_order order);

C atomic\_load\_explicit( const volatile A \*obj, memory\_order order); void atomic\_store\_explicit( volatile A \*obj, C desired, memory\_order order);


bool atomic\_compare\_exchange\_weak\_explicit(
 A \*obj, C \*expected, C desired,
 memory\_order succ, memory\_order fail);

#### Atomic functions have \_explicit variants

- These guarantee coherence but not sequential consistency
- May allow compiler to generate faster code

#### 29/45

## Types of memory fence<sup>2</sup>



 X-Y fence = operations of type X sequenced before the fence happen before operations of type Y sequenced after the fence

## Locking and atomic flags

- Implementations might use spinlocks internally for most atomics
  - Could interact badly with interrupt/signal handlers
  - Can check if ATOMIC\_INT\_LOCK\_FREE, etc., macros defined
  - Fortunately modern CPUs don't require this

#### • atomic\_flag is a special type guaranteed lock-free

- Boolean value without support for loads and stores
- Initialize with: atomic\_flag mylock = ATOMIC\_FLAG\_INIT;
- Only two kinds of operation possible:
  - Bool atomic\_flag\_test\_and\_set(volatile atomic\_flag \*obj);
  - void atomic\_flag\_clear(volatile atomic\_flag \*obj);
- Above functions guarantee sequential consistency (atomic operation serves as memory fence, too)

28/45

## Memory ordering

- Six possible memory\_order values:
  - 1. memory\_order\_relaxed: no memory ordering
  - 2. memory\_order\_consume: super tricky, see [Preshing] for discussion
  - 3. memory\_order\_acquire: for start of critical section
  - 4. memory\_order\_release: for end of critical section
  - 5. memory\_order\_acq\_rel: combines previous two
  - 6. memory\_order\_seq\_cst: full sequential consistency
- Also have fence operation not tied to particular atomic: void atomic\_thread\_fence(memory\_order order);
- Suppose thread 1 releases and thread 2 acquires
  - Thread 1's preceding accesses can't move past **release** store
  - Thread 2's subsequent accesses can't move before acquire load
  - Warning: other threads might see a completely different order

30/45


## **Example: Atomic counters**

\_Atomic(int) packet\_count;

- Need to count packets accurately
- Don't need to order other memory accesses across threads
- Relaxed memory order can avoid unnecessary overhead
  - Depending on hardware, of course (not x86)

<sup>&</sup>lt;sup>2</sup>Credit to [Preshing] for explaining it this way

#### Example: Producer, consumer 1 Example: Producer, consumer 2 struct message msg\_buf; struct message msg\_buf; \_Atomic(\_Bool) msg\_ready; \_Atomic(\_Bool) msg\_ready; void send(struct message \*m) { void send(struct message \*m) { msg\_buf = \*m; msg buf = \*m: atomic\_thread\_fence(memory\_order\_release); atomic\_store\_explicit(&msg\_ready, 1, /\* Prior loads+stores happen before subsequent stores \*/ memory\_order\_release); atomic\_store\_explicit(&msg\_ready, 1, } memory\_order\_relaxed); } struct message \*recv(void) { \_Bool ready = atomic\_load\_explicit(&msg\_ready, struct message \*recv(void) { memory\_order\_acquire); \_Bool ready = atomic\_load\_explicit(&msg\_ready, if (!ready) memory\_order\_relaxed); return NULL; if (!ready) return &msg\_buf; return NULL; } atomic\_thread\_fence(memory\_order\_acquire); /\* Prior loads happen before subsequent loads+stores \*/ This is potentially faster than previous example return &msg\_buf; - E.g., other stores after send can be moved before msg\_buf } 33/45 34/45 Outline **Example: Spinlock**



35/45

**Recall producer/consumer (lecture 3) Eliminating locks**  One use of locks is to coordinate multiple updates of single /\* PRODUCER \*/ /\* CONSUMER \*/ for (;;) { for (;;) { piece of state item \*nextProduced mutex\_lock (&mutex); • How to remove locks here? = produce\_item (); while (count == 0) cond\_wait (&nonempty, - Factor state so that each variable only has a single writer mutex\_lock (&mutex); &mutex); while (count == BUF\_SIZE) Producer/consumer example revisited cond\_wait (&nonfull, nextConsumed = buffer[out]: - Assume you have sequential consistency (or need fences) &mutex); out = (out + 1) % BUF\_SIZE; - Assume one producer, one consumer count--: buffer[in] = nextProduced; cond\_signal (&nonfull); Why do we need count variable, written by both? in = (in + 1) % BUF\_SIZE; mutex\_unlock (&mutex); To detect buffer full/empty count++; - Have producer write in, consumer write out cond\_signal (&nonempty); consume\_item (nextConsumed); - Use in/out to detect buffer state mutex\_unlock (&mutex); } - But note next example busy-waits, which is less good

}

## Lock-free producer/consumer

```
void producer (void *ignored) {
   for (;;) {
       item *nextProduced = produce_item ();
       while (((in + 1) % BUF_SIZE) == out) thread_yield ();
       buffer[in] = nextProduced;
       atomic_thread_fence(memory_order_release);
       in = (in + 1) % BUF_SIZE;
   }
}
void consumer (void *ignored) {
   for (;;) {
       while (in == out) thread_yield ();
       atomic_thread_fence(memory_order_acquire);
       nextConsumed = buffer[out];
       out = (out + 1) % BUF_SIZE;
       consume_item (nextConsumed);
   }
}
```

[Note fences not actually needed because no relaxed atomics]

## **Example: non-blocking stack**

```
struct item {
  '* data */
  struct item *next;
};
typedef struct item *stack_t;
void atomic_push (stack_t *stack, item *i) {
 do {
   i->next = *stack;
   while (!CAS (stack, i->next, i));
 }
}
item *atomic_pop (stack_t *stack) {
 item *i;
 lo f
   i = *stack;
 } while (!CAS (stack, i, i->next));
 return i;
}
```

## Non-blocking synchronization

- Design algorithm to avoid critical sections
  - Any threads can make progress if other threads are preempted
  - Which wouldn't be the case if preempted thread held a lock

#### • Requires that hardware provide the right kind of atomics


- Simple test-and-set is insufficient
- Can implement many common data structures
  - Stacks, queues, even hash tables

#### Can implement any algorithm on right hardware

- Need operation such as atomic compare and swap (has property called *consensus number*  $= \infty$  [Herlihy])
- Entire kernels have been written without locks [Greenwald]

40/45

## Wait-free stack issues



"ABA" race in pop if other thread pops, re-pushes i

- Can be solved by counters or hazard pointers to delay re-use

42 / 45

#### "Benign" races

- Could also eliminate locks by having race conditions
- Maybe you think you care more about speed than correctness
   ++hits; /\* each time someone accesses web site \*/

```
    Maybe you think you can get away with the race
```

```
if (!initialized) {
   lock (m);
   if (!initialized) {
     initialize ();
     atomic_thread_fence (memory_order_release); /* why? */
     initialized = 1;
   }
   unlock (m);
}
```

#### But don't do this [Vyukov], [Boehm]! Not benign at all

- Get undefined behavior—akin to out-of-bounds array access in C11
- If needed for efficiency, use relaxed-memory-order atomics

Read-copy update [McKenney]

#### Some data is read way more often than written

- Routing tables consulted for each forwarded packet
- Data maps in system with 100+ disks (updated on disk failure)
- Optimize for the common case of reading without lock
  - E.g., global variable: routing\_table \*rt;
  - Call lookup (rt, route); with no lock
- Update by making copy, swapping pointer

routing\_table \*newrt = copy\_routing\_table (rt); update\_routing\_table (newrt); atomic\_thread\_fence (memory\_order\_release); rt = newrt;

Is RCU really safe? Stay tuned next lecture...

## Next class

- The exciting conclusion of RCU
  - Spoiler: safe on all architectures except on alpha
- Building a better spinlock
- What interface should kernel provide for sleeping locks?
- Deadlock
- Scalable interface design