ANDS (immediate)

Bitwise AND (immediate), setting flags

This instruction performs a bitwise AND between a register value and an immediate value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias TST (immediate).

313029282726252423222120191817161514131211109876543210
sf11100100NimmrimmsRnRd
opc

Encoding for the 32-bit variant

Applies when (sf == 0 && N == 0)

ANDS <Wd>, <Wn>, #<imm>

Encoding for the 64-bit variant

Applies when (sf == 1)

ANDS <Xd>, <Xn>, #<imm>

Decode for all variants of this encoding

if sf == '0' && N != '0' then EndOfDecode(Decode_UNDEF); end; let d : integer{} = UInt(Rd); let n : integer{} = UInt(Rn); let datasize : integer{} = 32 << UInt(sf); var imm : bits(datasize); (imm, -) = DecodeBitMasks{datasize}(N, imms, immr, TRUE);

Assembler Symbols

<Wd>

Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn>

Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

<imm>

Is the bitmask immediate. For encoding information, see Logical (immediate).

<Xd>

Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn>

Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

Alias Conditions

AliasIs preferred when
TST (immediate)Rd == '11111'

Operational information

This instruction is a data-independent-time instruction as described in About PSTATE.DIT.


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.