Conditional set
This instruction sets the destination register to 1 if the condition is TRUE, and otherwise sets it to 0.
This is an alias of CSINC. This means:
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| sf | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | != 111x | 0 | 1 | 1 | 1 | 1 | 1 | 1 | Rd | |||||||
| op | S | Rm | cond | o2 | Rn | ||||||||||||||||||||||||||
is equivalent to
and is always the preferred disassembly.
is equivalent to
and is always the preferred disassembly.
| <Wd> |
Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field. |
| <Xd> |
Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field. |
The description of CSINC gives the operational pseudocode for this instruction.
The description of CSINC gives the operational information for this instruction.
2026-03_rel 2026-03-26 20:48:11
Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.