FCADD

Floating-point complex add (predicated)

This instruction adds the real and imaginary components of the active floating-point complex numbers from the first source vector to the complex numbers from the second source vector that have first been rotated by 90 or 270 degrees in the direction from the positive real axis towards the positive imaginary axis, when considered in polar representation, equivalent to multiplying the complex numbers in the second source vector by ±j beforehand. The results are destructively placed in the corresponding elements of the first source vector. Inactive elements in the destination vector register remain unmodified.

Each complex number is represented in a vector register as an even/odd pair of elements with the real part in the even-numbered element and the imaginary part in the odd-numbered element.

SVE
(FEAT_SVE || FEAT_SME)

313029282726252423222120191817161514131211109876543210
01100100size00000rot100PgZmZdn

Encoding

FCADD <Zdn>.<T>, <Pg>/M, <Zdn>.<T>, <Zm>.<T>, <const>

Decode for this encoding

if !IsFeatureImplemented(FEAT_SVE) && !IsFeatureImplemented(FEAT_SME) then EndOfDecode(Decode_UNDEF); end; if size == '00' then EndOfDecode(Decode_UNDEF); end; let esize : integer{} = 8 << UInt(size); let g : integer = UInt(Pg); let dn : integer = UInt(Zdn); let m : integer = UInt(Zm); let sub_i : boolean = (rot == '0'); let sub_r : boolean = (rot == '1');

Assembler Symbols

<Zdn>

Is the name of the first source and destination scalable vector register, encoded in the "Zdn" field.

<T>

Is the size specifier, encoded in size:

size <T>
00 RESERVED
01 H
10 S
11 D
<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zm>

Is the name of the second source scalable vector register, encoded in the "Zm" field.

<const>

Is the const specifier, encoded in rot:

rot <const>
0 #90
1 #270

Operation

CheckSVEEnabled(); let VL : integer{} = CurrentVL(); let PL : integer{} = VL DIV 8; let pairs : integer = VL DIV (2 * esize); let mask : bits(PL) = P{}(g); let operand1 : bits(VL) = Z{}(dn); let operand2 : bits(VL) = if AnyActiveElement{PL}(mask, esize) then Z{VL}(m) else Zeros{VL}; var result : bits(VL); for p = 0 to pairs-1 do var acc_r : bits(esize) = operand1[(2 * p + 0)*:esize]; var acc_i : bits(esize) = operand1[(2 * p + 1)*:esize]; if ActivePredicateElement{PL}(mask, 2 * p + 0, esize) then var elt2_i : bits(esize) = operand2[(2 * p + 1)*:esize]; if sub_i then elt2_i = FPNeg{esize}(elt2_i, FPCR()); end; acc_r = FPAdd{esize}(acc_r, elt2_i, FPCR()); end; if ActivePredicateElement{PL}(mask, 2 * p + 1, esize) then var elt2_r : bits(esize) = operand2[(2 * p + 0)*:esize]; if sub_r then elt2_r = FPNeg{esize}(elt2_r, FPCR()); end; acc_i = FPAdd{esize}(acc_i, elt2_r, FPCR()); end; result[(2 * p + 0)*:esize] = acc_r; result[(2 * p + 1)*:esize] = acc_i; end; Z{VL}(dn) = result;

Operational information

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is CONSTRAINED UNPREDICTABLE:


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.