FCM<cc> (zero)

Floating-point compare with zero

This instruction compares active floating-point elements in the source vector with zero, and places the boolean results of the specified comparison in the corresponding elements of the destination predicate. Inactive elements in the destination predicate register are set to zero. This instruction does not set the condition flags.

<cc> Comparison
EQ equal
GE greater than or equal
GT greater than
LE less than or equal
LT less than
NE not equal
UO unordered

It has encodings from 6 classes: Equal , Greater than , Greater than or equal , Less than , Less than or equal and Not equal

Equal
(FEAT_SVE || FEAT_SME)

313029282726252423222120191817161514131211109876543210
01100101size010010001PgZn0Pd
eqltne

Encoding

FCMEQ <Pd>.<T>, <Pg>/Z, <Zn>.<T>, #0.0

Decode for this encoding

if !IsFeatureImplemented(FEAT_SVE) && !IsFeatureImplemented(FEAT_SME) then EndOfDecode(Decode_UNDEF); end; if size == '00' then EndOfDecode(Decode_UNDEF); end; let esize : integer{} = 8 << UInt(size); let g : integer = UInt(Pg); let n : integer = UInt(Zn); let d : integer = UInt(Pd); let op : CmpOp = Cmp_EQ;

Greater than
(FEAT_SVE || FEAT_SME)

313029282726252423222120191817161514131211109876543210
01100101size010000001PgZn1Pd
eqltne

Encoding

FCMGT <Pd>.<T>, <Pg>/Z, <Zn>.<T>, #0.0

Decode for this encoding

if !IsFeatureImplemented(FEAT_SVE) && !IsFeatureImplemented(FEAT_SME) then EndOfDecode(Decode_UNDEF); end; if size == '00' then EndOfDecode(Decode_UNDEF); end; let esize : integer{} = 8 << UInt(size); let g : integer = UInt(Pg); let n : integer = UInt(Zn); let d : integer = UInt(Pd); let op : CmpOp = Cmp_GT;

Greater than or equal
(FEAT_SVE || FEAT_SME)

313029282726252423222120191817161514131211109876543210
01100101size010000001PgZn0Pd
eqltne

Encoding

FCMGE <Pd>.<T>, <Pg>/Z, <Zn>.<T>, #0.0

Decode for this encoding

if !IsFeatureImplemented(FEAT_SVE) && !IsFeatureImplemented(FEAT_SME) then EndOfDecode(Decode_UNDEF); end; if size == '00' then EndOfDecode(Decode_UNDEF); end; let esize : integer{} = 8 << UInt(size); let g : integer = UInt(Pg); let n : integer = UInt(Zn); let d : integer = UInt(Pd); let op : CmpOp = Cmp_GE;

Less than
(FEAT_SVE || FEAT_SME)

313029282726252423222120191817161514131211109876543210
01100101size010001001PgZn0Pd
eqltne

Encoding

FCMLT <Pd>.<T>, <Pg>/Z, <Zn>.<T>, #0.0

Decode for this encoding

if !IsFeatureImplemented(FEAT_SVE) && !IsFeatureImplemented(FEAT_SME) then EndOfDecode(Decode_UNDEF); end; if size == '00' then EndOfDecode(Decode_UNDEF); end; let esize : integer{} = 8 << UInt(size); let g : integer = UInt(Pg); let n : integer = UInt(Zn); let d : integer = UInt(Pd); let op : CmpOp = Cmp_LT;

Less than or equal
(FEAT_SVE || FEAT_SME)

313029282726252423222120191817161514131211109876543210
01100101size010001001PgZn1Pd
eqltne

Encoding

FCMLE <Pd>.<T>, <Pg>/Z, <Zn>.<T>, #0.0

Decode for this encoding

if !IsFeatureImplemented(FEAT_SVE) && !IsFeatureImplemented(FEAT_SME) then EndOfDecode(Decode_UNDEF); end; if size == '00' then EndOfDecode(Decode_UNDEF); end; let esize : integer{} = 8 << UInt(size); let g : integer = UInt(Pg); let n : integer = UInt(Zn); let d : integer = UInt(Pd); let op : CmpOp = Cmp_LE;

Not equal
(FEAT_SVE || FEAT_SME)

313029282726252423222120191817161514131211109876543210
01100101size010011001PgZn0Pd
eqltne

Encoding

FCMNE <Pd>.<T>, <Pg>/Z, <Zn>.<T>, #0.0

Decode for this encoding

if !IsFeatureImplemented(FEAT_SVE) && !IsFeatureImplemented(FEAT_SME) then EndOfDecode(Decode_UNDEF); end; if size == '00' then EndOfDecode(Decode_UNDEF); end; let esize : integer{} = 8 << UInt(size); let g : integer = UInt(Pg); let n : integer = UInt(Zn); let d : integer = UInt(Pd); let op : CmpOp = Cmp_NE;

Assembler Symbols

<Pd>

Is the name of the destination scalable predicate register, encoded in the "Pd" field.

<T>

Is the size specifier, encoded in size:

size <T>
00 RESERVED
01 H
10 S
11 D
<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zn>

Is the name of the source scalable vector register, encoded in the "Zn" field.

Operation

CheckSVEEnabled(); let VL : integer{} = CurrentVL(); let PL : integer{} = VL DIV 8; let elements : integer = VL DIV esize; let mask : bits(PL) = P{}(g); let operand : bits(VL) = if AnyActiveElement{PL}(mask, esize) then Z{VL}(n) else Zeros{VL}; var result : bits(PL); let psize : integer{} = esize DIV 8; for e = 0 to elements-1 do if ActivePredicateElement{PL}(mask, e, esize) then let element : bits(esize) = operand[e*:esize]; var res : boolean; case op of when Cmp_EQ => res = FPCompareEQ{esize}(element, 0[esize-1:0], FPCR()); when Cmp_GE => res = FPCompareGE{esize}(element, 0[esize-1:0], FPCR()); when Cmp_GT => res = FPCompareGT{esize}(element, 0[esize-1:0], FPCR()); when Cmp_NE => res = FPCompareNE{esize}(element, 0[esize-1:0], FPCR()); when Cmp_LT => res = FPCompareGT{esize}(0[esize-1:0], element, FPCR()); when Cmp_LE => res = FPCompareGE{esize}(0[esize-1:0], element, FPCR()); end; let pbit : bit = if res then '1' else '0'; result[e*:psize] = ZeroExtend{psize}(pbit); else result[e*:psize] = ZeroExtend{psize}('0'); end; end; P{PL}(d) = result;

Operational information

If FEAT_SME is implemented and the PE is in Streaming SVE mode, then any subsequent instruction which is dependent on the predicate register written by this instruction might be significantly delayed.


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.