Floating-point complex multiply accumulate (by element)
This instruction operates on complex numbers that are represented in SIMD&FP registers as pairs of elements, with the more significant element holding the imaginary part of the number and the less significant element holding the real part of the number. Each element holds a floating-point value. It performs the following calculation on complex numbers from the first source register and the destination register with the specified complex number from the second source register:
The multiplication and addition operations are performed as a fused multiply-add, without any intermediate rounding.
This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exceptions and exception traps.
Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | Q | 1 | 0 | 1 | 1 | 1 | 1 | size | L | M | Rm | 0 | rot | 1 | H | 0 | Rn | Rd | |||||||||||||
| U | |||||||||||||||||||||||||||||||
if !IsFeatureImplemented(FEAT_FCMA) then EndOfDecode(Decode_UNDEF); end; if size == '00' || size == '11' then EndOfDecode(Decode_UNDEF); end; if !IsFeatureImplemented(FEAT_FP16) && size == '10' then EndOfDecode(Decode_UNDEF); end; if size == '10' && (L == '1' || Q == '0') then EndOfDecode(Decode_UNDEF); end; if size == '01' && H == '1' && Q == '0' then EndOfDecode(Decode_UNDEF); end; let d : integer = UInt(Rd); let n : integer = UInt(Rn); let m : integer = UInt(M::Rm); var index : integer; if size == '01' then index = UInt(H::L); end; if size == '10' then index = UInt(H); end; let esize : integer{} = 8 << UInt(size); let datasize : integer{} = 64 << UInt(Q); let elements : integer = datasize DIV esize;
| <Vd> |
Is the name of the SIMD&FP destination register, encoded in the "Rd" field. |
| <T> |
Is an arrangement specifier,
encoded in
|
| <Vn> |
Is the name of the first SIMD&FP source register, encoded in the "Rn" field. |
| <Vm> |
Is the name of the second SIMD&FP source register, encoded in the "M:Rm" fields. |
| <Ts> |
Is an element size specifier,
encoded in
|
| <index> |
Is the element index,
encoded in
|
| <rotate> |
Is the rotation,
encoded in
|
AArch64_CheckFPAdvSIMDEnabled(); let operand1 : bits(datasize) = V{}(n); let operand2 : bits(datasize) = V{}(m); let operand3 : bits(datasize) = V{}(d); var result : bits(datasize); for e = 0 to (elements DIV 2)-1 do var element1 : bits(esize); var element2 : bits(esize); var element3 : bits(esize); var element4 : bits(esize); case rot of when '00' => element1 = operand2[(index*2)*:esize]; element2 = operand1[(e*2)*:esize]; element3 = operand2[(index*2+1)*:esize]; element4 = operand1[(e*2)*:esize]; when '01' => element1 = FPNeg{esize}(operand2[(index*2+1)*:esize], FPCR()); element2 = operand1[(e*2+1)*:esize]; element3 = operand2[(index*2)*:esize]; element4 = operand1[(e*2+1)*:esize]; when '10' => element1 = FPNeg{esize}(operand2[(index*2)*:esize], FPCR()); element2 = operand1[(e*2)*:esize]; element3 = FPNeg{esize}(operand2[(index*2+1)*:esize], FPCR()); element4 = operand1[(e*2)*:esize]; when '11' => element1 = operand2[(index*2+1)*:esize]; element2 = operand1[(e*2+1)*:esize]; element3 = FPNeg{esize}(operand2[(index*2)*:esize], FPCR()); element4 = operand1[(e*2+1)*:esize]; end; result[(e*2)*:esize] = FPMulAdd{esize}(operand3[(e*2)*:esize], element2, element1, FPCR()); result[(e*2+1)*:esize] = FPMulAdd{esize}(operand3[(e*2+1)*:esize], element4, element3, FPCR()); end; V{datasize}(d) = result;
2026-03_rel 2026-03-26 20:48:11
Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.