FMINNMQV

Floating-point minimum number recursive reduction of quadword vector segments

This instruction calculates a floating-point minimum number of the same element numbers from each 128-bit source vector segment using a recursive pairwise reduction, and places each result into the corresponding element number of the 128-bit SIMD&FP destination register. Inactive elements in the source vector are treated as the default NaN.

Regardless of the value of FPCR.AH, the behavior is as follows:

SVE2
(FEAT_SVE2p1 || FEAT_SME2p1)

313029282726252423222120191817161514131211109876543210
01100100size010101101PgZnVd
opc

Encoding

FMINNMQV <Vd>.<T>, <Pg>, <Zn>.<Tb>

Decode for this encoding

if !IsFeatureImplemented(FEAT_SVE2p1) && !IsFeatureImplemented(FEAT_SME2p1) then EndOfDecode(Decode_UNDEF); end; if size == '00' then EndOfDecode(Decode_UNDEF); end; let esize : integer{} = 8 << UInt(size); let g : integer = UInt(Pg); let n : integer = UInt(Zn); let d : integer = UInt(Vd);

Assembler Symbols

<Vd>

Is the name of the destination SIMD&FP register, encoded in the "Vd" field.

<T>

Is an arrangement specifier, encoded in size:

size <T>
00 RESERVED
01 8H
10 4S
11 2D
<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zn>

Is the name of the source scalable vector register, encoded in the "Zn" field.

<Tb>

Is the size specifier, encoded in size:

size <Tb>
00 RESERVED
01 H
10 S
11 D

Operation

CheckSVEEnabled(); let VL : integer{} = CurrentVL(); let PL : integer{} = VL DIV 8; let segments : integer{} = VL DIV 128; let elempersegment : integer = 128 DIV esize; let segbits : integer{} = segments*esize; let mask : bits(PL) = P{}(g); let operand : bits(VL) = if AnyActiveElement{PL}(mask, esize) then Z{VL}(n) else Zeros{VL}; let identity : bits(esize) = FPDefaultNaN{esize}(FPCR()); var result : bits(128) = Zeros{}; for e = 0 to elempersegment-1 do var stmp : bits(segbits); for s = 0 to segments-1 do if ActivePredicateElement{PL}(mask, s * elempersegment + e, esize) then stmp[s*:esize] = operand[(s * elempersegment + e)*:esize]; else stmp[s*:esize] = identity; end; end; result[e*:esize] = FPReduce{esize, segbits}(ReduceOp_FMINNUM, stmp, FPCR()); end; V{128}(d) = result;


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.