SHA1 schedule update 1
SHA1 schedule update 1.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | Rn | Rd | ||||||||
| size | opcode | ||||||||||||||||||||||||||||||
if !IsFeatureImplemented(FEAT_SHA1) then EndOfDecode(Decode_UNDEF); end; let d : integer{} = UInt(Rd); let n : integer{} = UInt(Rn);
| <Vd> |
Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field. |
| <Vn> |
Is the name of the second SIMD&FP source register, encoded in the "Rn" field. |
AArch64_CheckFPAdvSIMDEnabled(); let operand1 : bits(128) = V{}(d); let operand2 : bits(128) = V{}(n); let T : bits(128) = operand1 XOR LSR(operand2, 32); var result : bits(128); result[31:0] = ROL(T[31:0], 1); result[63:32] = ROL(T[63:32], 1); result[95:64] = ROL(T[95:64], 1); result[127:96] = ROL(T[127:96], 1) XOR ROL(T[31:0], 2); V{128}(d) = result;
This instruction is a data-independent-time instruction as described in About PSTATE.DIT.
2026-03_rel 2026-03-26 20:48:11
Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.