SWPH, SWPAH, SWPALH, SWPLH

Swap halfword in memory

This instruction atomically loads a 16-bit halfword from a memory location, and stores the value held in a register back to the same memory location. The value initially loaded from memory is returned in the destination register.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about addressing modes, see Load/Store addressing modes.

Integer
(FEAT_LSE)

313029282726252423222120191817161514131211109876543210
01111000AR1Rs100000RnRt
sizeVRo3opc

Encoding for the SWPH variant

Applies when (A == 0 && R == 0)

SWPH <Ws>, <Wt>, [<Xn|SP>]

Encoding for the SWPAH variant

Applies when (A == 1 && R == 0)

SWPAH <Ws>, <Wt>, [<Xn|SP>]

Encoding for the SWPALH variant

Applies when (A == 1 && R == 1)

SWPALH <Ws>, <Wt>, [<Xn|SP>]

Encoding for the SWPLH variant

Applies when (A == 0 && R == 1)

SWPLH <Ws>, <Wt>, [<Xn|SP>]

Decode for all variants of this encoding

if !IsFeatureImplemented(FEAT_LSE) then EndOfDecode(Decode_UNDEF); end; let s : integer{} = UInt(Rs); let t : integer{} = UInt(Rt); let n : integer{} = UInt(Rn); let acquire : boolean = A == '1' && Rt != '11111'; let release : boolean = R == '1'; let tagchecked : boolean = n != 31;

Assembler Symbols

<Ws>

Is the 32-bit name of the general-purpose register to be stored, encoded in the "Rs" field.

<Wt>

Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.

<Xn|SP>

Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

var address : bits(64); var data : bits(16); var store_value : bits(16); let privileged : boolean = PSTATE.EL != EL0; let accdesc : AccessDescriptor = CreateAccDescAtomicOp(MemAtomicOp_SWP, acquire, release, tagchecked, privileged, t, s); if n == 31 then CheckSPAlignment(); address = SP{64}(); else address = X{64}(n); end; store_value = X{16}(s); let comparevalue : bits(16) = ARBITRARY : bits(16); // Irrelevant when not executing CAS data = MemAtomic{16}(address, comparevalue, store_value, accdesc); X{32}(t) = ZeroExtend{32}(data);


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.