ZERO (single-vector)

Zero ZA single-vector groups

This instruction zeroes two or four ZA single-vector groups.

The single-vector group within each half of or each quarter of the ZA array is selected by the sum of the vector select register and offset, modulo half or quarter the number of ZA array vectors.

The vector group symbol, VGx2 or VGx4, indicates that the ZA operand consists of two or four ZA single-vector groups respectively.

It has encodings from 2 classes: Two ZA single-vectors and Four ZA single-vectors

Two ZA single-vectors
(FEAT_SME2p1)

313029282726252423222120191817161514131211109876543210
11000000000011000Rv0000000000off3
opc

Encoding

ZERO ZA.D[<Wv>, <offs>, VGx2]

Decode for this encoding

if !IsFeatureImplemented(FEAT_SME2p1) then EndOfDecode(Decode_UNDEF); end; let v : integer = UInt('010'::Rv); let offset : integer = UInt(off3); let ngrp : integer = 2;

Four ZA single-vectors
(FEAT_SME2p1)

313029282726252423222120191817161514131211109876543210
11000000000011100Rv0000000000off3
opc

Encoding

ZERO ZA.D[<Wv>, <offs>, VGx4]

Decode for this encoding

if !IsFeatureImplemented(FEAT_SME2p1) then EndOfDecode(Decode_UNDEF); end; let v : integer = UInt('010'::Rv); let offset : integer = UInt(off3); let ngrp : integer = 4;

Assembler Symbols

<Wv>

Is the 32-bit name of the vector select register W8-W11, encoded in the "Rv" field.

<offs>

Is the vector select offset, in the range 0 to 7, encoded in the "off3" field.

Operation

CheckStreamingSVEAndZAEnabled(); let VL : integer{} = CurrentVL(); let vectors : integer = VL DIV 8; let vstride : integer = vectors DIV ngrp; let vbase : bits(32) = X{}(v); var vec : integer = (UInt(vbase) + offset) MOD vstride; for r = 0 to ngrp-1 do ZAvector{VL}(vec) = Zeros{VL}; vec = vec + vstride; end;

Operational information

This instruction is a data-independent-time instruction as described in About PSTATE.DIT.


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.