


CS244b - FaRM

Learning Goals:

- μ sec-scale systems
- High-end hardware capabilities
Kernel-bypass, RDMA, NV DRAM
- More practice reasoning about
transaction serializability & recovery



FaRM API

- ACID transactions
 - On global shared mem.
Begin, Commit, Alloc, Free
Read, Write
- Lock-free single object reads
- Function shipping







Figure 3. FaRM architecture

Set of machines S , 2GiB regions
 $\langle C, S, F, CM \rangle$

```
void T1()  
{  
    if (x2 == 0)  
        x1 = 1;  
}
```

```
void T2()  
{  
    if (x1 == 0)  
        x2 = 1;  
}
```






Figure 4. FaRM commit protocol with a coordinator C, primaries on P_1 , P_2 , P_3 , and backups on B_1 , B_2 , B_3 . P_1 and P_2 are read and written. P_3 is only read. We use dashed lines for RDMA reads, solid ones for RDMA writes, dotted ones for hardware acks, and rectangles for object data.




Figure 16. False positives with different lease managers




Figure 5. Reconfiguration

Last Primary Change [r]
 Last Replica Change [r]





Figure 6. Transaction state recovery showing a coordinator C , primary P , and two backups B_1 and B_2

Vote


- commit-primary
 - commit-backup
 - lock
 - abort
 - ...
 - truncated
 - unknown
-

When to commit?

- If you see one Commit Primary
- One Commit-backup and no Abort/
Unknown



(a) Time to full throughput



(a) Time to full throughput

Fig. 9 (TATP)

Fig. 10 (TPC-C)




Figure 7. TATP performance




Figure 8. TPC-C performance