CINV -- A64

Conditional Invert returns, in the destination register, the bitwise inversion of the value of the source register if the condition is TRUE, and otherwise returns the value of the source register.

Assembler Symbols

<Wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn>	Is the 32-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.

Is one of the standard conditions, excluding AL and NV, encoded with its least significant bit inverted, and encoded in cond:

cond	<invcond>	Description
0000	NE	Is equivalent to <cond> EQ.
0001	EQ	Is equivalent to <cond> NE.
0010	CC	Is equivalent to <cond> CS.
0011	CS	Is equivalent to <cond> CC.
0100	PL	Is equivalent to <cond> MI.
0101	MI	Is equivalent to <cond> PL.
0110	VC	Is equivalent to <cond> VS.
0111	VS	Is equivalent to <cond> VC.
1000	LS	Is equivalent to <cond> HI.
1001	HI	Is equivalent to <cond> LS.
1010	LT	Is equivalent to <cond> GE.
1011	GE	Is equivalent to <cond> LT.
1100	LE	Is equivalent to <cond> GT.
1101	GT	Is equivalent to <cond> LE.

<Xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn>	Is the 64-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.

Operation

The description of CSINV gives the operational pseudocode for this instruction.

Operational information

If PSTATE.DIT is 1:

The execution time of this instruction is independent of:
- The values of the data supplied in any of its registers.
- The values of the NZCV flags.
The response of this instruction to asynchronous exceptions does not vary based on:
- The values of the data supplied in any of its registers.
- The values of the NZCV flags.

Internal version only: aarchmrs v2023-12_rel, pseudocode v2023-12_rel, sve v2023-12_rel ; Build timestamp: 2023-12-15T16:46

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
sf	1	0	1	1	0	1	0	1	0	0	!= 11111					!= 111x				0	0	!= 11111					Rd
	op	S									Rm					cond					o2	Rn

CINV

32-bit (sf == 0)

64-bit (sf == 1)

Assembler Symbols

Operation

Operational information