Load-Acquire RCpc Register Signed Halfword (unscaled) calculates an address from a base register and an immediate offset, loads a signed halfword from memory, sign-extends it, and writes it to a register.
The instruction has memory ordering semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release, except that:
This difference in memory ordering is not described in the pseudocode.
For information about memory accesses, see Load/Store addressing modes.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | x | 0 | imm9 | 0 | 0 | Rn | Rt | ||||||||||||||||
| size | opc | ||||||||||||||||||||||||||||||
bits(64) offset = SignExtend(imm9, 64);
| <Wt> |
Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field. |
| <Xn|SP> |
Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field. |
| <simm> |
Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field. |
| <Xt> |
Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field. |
integer n = UInt(Rn); integer t = UInt(Rt); MemOp memop; boolean signed; integer regsize; if opc<1> == '0' then // store or zero-extending load memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE; regsize = 32; signed = FALSE; else // sign-extending load memop = MemOp_LOAD; regsize = if opc<0> == '1' then 32 else 64; signed = TRUE; boolean tagchecked = memop != MemOp_PREFETCH && (n != 31);
bits(64) address; bits(16) data; AccessDescriptor accdesc; if memop == MemOp_LOAD then accdesc = CreateAccDescLDAcqPC(tagchecked); elsif memop == MemOp_STORE then accdesc = CreateAccDescAcqRel(memop, tagchecked); if n == 31 then if memop != MemOp_PREFETCH then CheckSPAlignment(); address = SP[]; else address = X[n, 64]; address = GenerateAddress(address, offset, accdesc); case memop of when MemOp_STORE data = X[t, 16]; Mem[address, 2, accdesc] = data; when MemOp_LOAD data = Mem[address, 2, accdesc]; if signed then X[t, regsize] = SignExtend(data, regsize); else X[t, regsize] = ZeroExtend(data, regsize); when MemOp_PREFETCH Prefetch(address, t<4:0>);
If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.
Internal version only: aarchmrs v2023-12_rel, pseudocode v2023-12_rel, sve v2023-12_rel ; Build timestamp: 2023-12-15T16:46
Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.