Lightweight Fault Isolation: Practical, Efficient, and Secure Software Sandboxing

Zachary Yedidia

Stanford University

This work presents Lightweight Fault Isolation (LFI), a new SFI system for ARM64.

- Simple implementation made possible by "peephole sandboxing."
- Low runtime overhead (6-7%) and secure.
- Many sandboxes in a single address space (around 65,000).

- Part 1: Overview of sandboxing techniques (what is SFI?).
- Part 2: LFI design details.
- Part 3: Evaluation.

Goal: isolate untrusted code without direct access to hardware facilities.

Applications:

- Serverless computing, FaaS, cloud computing.
- Web browsers.
- Software compartmentalization.



Goal: isolate untrusted code without direct access to hardware facilities.

Applications:

- Serverless computing, FaaS, cloud computing.
- Web browsers.
- Software compartmentalization.

Techniques:

- Hardware: multiple address spaces.
- Software: single address space.



kernel

. . .

Goal: isolate untrusted code without direct access to hardware facilities.

Applications:

- Serverless computing, FaaS, cloud computing.
- Web browsers.
- Software compartmentalization.

Techniques:

- Hardware: multiple address spaces.
- Software: single address space.

Examples:

. . .

• Virtualization (Dune).

application

proc

- Containerization (gVisor).
- Software sandboxing (WebAssembly).

proc

runt ime

kernel

proc

. . .

Two primary performance metrics:

CPU overhead

Context switch time

Approach	CPU overhead ¹	Approach	Ctxsw (cyc)	Syscall (cyc)
Wasm+LLVM	~25%	Software switch	~70	~70
Wasm+Cranelift	~60-90%	Hardware switch	~500	~300
Virtualization	~5%	Linux	~3,000	~300
gVisor	~0%	gVisor	~20,000	~10,000

Hardware protection incurs some additional switch overhead when virtualized.

¹Measured on a subset of SPEC 2017.

Two primary performance metrics:

CPU overhead

Context switch time

Approach	$CPU\ overhead^1$	Approach	Ctxsw (cyc)	Syscall (cyc)
Wasm+LLVM	~25%	Software switch	~70	~70
Wasm+Cranelift	~60-90%	Hardware switch	~500	~300
Virtualization	~5%	Linux	~3,000	~300
gVisor	~0%	gVisor	~20,000	~10,000

Hardware protection incurs some additional switch overhead when virtualized.

LFI (this work): 6-7% CPU overhead, with software switching.

 $^1\mbox{Measured}$ on a subset of SPEC 2017.

Goal: isolate without the need to change hardware structures when context switching. Approaches:

Language-based security (LBS)

Use a safe source/intermediate language that is then compiled to machine code.

Examples: WebAssembly, eBPF, JVM.

Classic software fault isolation² **(SFI)** Use a machine code verifier to ensure a binary is safe before running it.

Examples: PittSFIeld, Native Client, LFI. Note: Native Client is single-sandbox SFI.

²Wahbe et al., SOSP 1993.





The verifier, and every step afterwards, is trusted.



Problem: trusting a language verifier and compiler can be dangerous.

Many "safe" languages are not designed with isolation in mind.

Many "safe" languages are not designed with isolation in mind.

Picking on Rust: is Safe Rust actually safe?

```
trait Object<U> { type Output; }
impl<T: ?Sized, U> Object<U> for T { type Output = U; }
fn transmute_obj<T: ?Sized, U>(x: <T as Object<U>>::Output) -> U { x }
fn transmute<T, U>(x: T) -> U { transmute_obj::<dyn Object<U, Output = T>, U>(x) }
fn main() {
    // make a null pointer
    let p = core::ptr::null_mut();
    // "safely" transmute it into a reference
    let x = transmute::<*mut i64, &'static i64>(p);
    // access the reference
    println!("x: {}", *x);
}
% cargo run
```

Segmentation fault (core dumped)

github.com/rust-lang/rust#57893 has been open since 2019 with no resolution in sight.

Rust is not designed for adversarial isolation.

Simpler languages like WebAssembly or eBPF are easier to validate.

Note: these languages are still not necessarily easier to validate than machine code.

 \rightarrow Validation logic is still thousands of lines of code.

- eBPF verifier: 19,000 LoC.
- WebAssembly verifier: 2,000 LoC.

Compilers are not necessarily designed with isolation in mind.

LLVM (not designed for isolation):

- 2 million lines of code.
- 242 open miscompilation bugs.
- not hardened vs. malicious input.

Cranelift (designed for isolation):

- "only" 200,000 lines of code.
- only 2 sandbox-escape CVEs due to miscompilation so far.
- avoids quadratic-time algorithms.

Tradeoff: performance vs. security.

Even "secure" JIT compilers are complicated and have bugs³.

³https://googleprojectzero.blogspot.com/2020/09/jitsploitation-one.html

Avoids the trusted compiler problem with an arch-specific verifier (Wahbe, 1993).

 \rightarrow Make machine code the verified language — trusted compiler no longer necessary. Two components:

- 1. An untrusted compiler that can generate binaries that pass verification.
- 2. A static verifier to validate the generated binaries.

Avoids the trusted compiler problem with an arch-specific verifier (Wahbe, 1993).

 \rightarrow Make machine code the verified language — trusted compiler no longer necessary. Two components:

- 1. An untrusted compiler that can generate binaries that pass verification.
- 2. A static verifier to validate the generated binaries.

Key: A verifier is much simpler than a compiler.

 \rightarrow Also easier to formally verify.

Avoids the trusted compiler problem with an arch-specific verifier (Wahbe, 1993).

 \rightarrow Make machine code the verified language — trusted compiler no longer necessary. Two components:

- 1. An untrusted compiler that can generate binaries that pass verification.
- 2. A static verifier to validate the generated binaries.

Overhead and complexity are still problems:

- Prior multi-sandbox SFI systems have overheads of > 20%.
- No actively developed SFI systems currently exist.

This work presents Lightweight Fault Isolation (LFI), a new SFI system.

- Scalable: supports 64K sandboxes per user address space.
- Low overhead: 6-7% runtime and 14% code size overhead on SPEC 2017 subset.
- Simple: no modifications to existing compiler source code.
- Secure: fast and simple static binary verifier.
- Targets ARM64.

Performance and security!

Not just equivalent performance: significantly better than WebAssembly+LLVM.

 \rightarrow High-performance and secure software-based multi-sandboxing system.

This work presents Lightweight Fault Isolation (LFI), a new SFI system.

- Scalable: supports 64K sandboxes per user address space.
- Low overhead: 6-7% runtime and 14% code size overhead on SPEC 2017 subset.
- Simple: no modifications to existing compiler source code.
- Secure: fast and simple static binary verifier.
- Targets ARM64.

Performance and security!

Not just equivalent performance: significantly better than WebAssembly+LLVM.

 \rightarrow High-performance and secure software-based multi-sandboxing system.

Key: ARM64 assembly code can be "peephole sandboxed" by a simple program.

- Fixed-width encoding⁴.
- 31 64-bit registers (x0-x30).
- Stack pointer register (sp).
- Dedicated return address register (x30).
- 32-bit register subsets (w0-w30).
- A 32-bit addressing mode.

<fib>:</fib>		
a9be53f3	stp	x19, x20, [sp, #-32]!
2a0003f3	mov	w19, w0
52800014	mov	w20, #0x0
f9000bfe	str	x30, [sp, #16]
34000113	cbz	w19, 30 <fib+0x30></fib+0x30>
7100067f	cmp	w19, #0x1
540000c0	b.eq	30 <fib+0x30></fib+0x30>
51000660	sub	w0, w19, #0x1
51000a73	sub	w19, w19, #0x2
94000000	bl	0 <fib></fib>
0b000294	add	w20, w20, w0
17ffff9	b	10 <fib+0x10></fib+0x10>
0b140260	add	w0, w19, w20
f9400bfe	ldr	x30, [sp, #16]
a8c253f3	ldp	x19, x20, [sp], #32
d65f03c0	ret	

⁴ARM32's thumb mode was removed in ARM64.

- Fixed-width encoding⁴.
- 31 64-bit registers (x0-x30).
- Stack pointer register (sp).
- Dedicated return address register (x30).
- 32-bit register subsets (w0-w30).
- A 32-bit addressing mode.

<fib>:</fib>		
a9be53f3	stp	x19, x20, [sp, #-32]!
2a0003f3	mov	w19, w0
52800014	mov	w20, #0x0
f9000bfe	str	x30, [sp, #16]
34000113	cbz	w19, 30 <fib+0x30></fib+0x30>
7100067f	cmp	w19, #0x1
540000c0	b.eq	30 <fib+0x30></fib+0x30>
51000660	sub	w0, w19, #0x1
51000a73	sub	w19, w19, #0x2
94000000	bl	0 <fib></fib>
0b000294	add	w20, w20, w0
17ffff9	b	10 <fib+0x10></fib+0x10>
0b140260	add	w0, w19, w20
f9400bfe	ldr	x30, [sp, #16]
a8c253f3	ldp	x19, x20, [sp], #32
d65f03c0	ret	

⁴ARM32's thumb mode was removed in ARM64.

- Fixed-width encoding⁴.
- **31 64-bit registers (**x0-x30**)**.
- Stack pointer register (sp).
- Dedicated return address register (x30).
- 32-bit register subsets (w0-w30).
- A 32-bit addressing mode.

<fib>:</fib>		
a9be53f3	stp	x19, x20, [sp, #-32]!
2a0003f3	mov	w19, w0
52800014	mov	w20, #0x0
f9000bfe	str	x30, [sp, #16]
34000113	cbz	w19, 30 <fib+0x30></fib+0x30>
7100067f	cmp	w19, #0x1
540000c0	b.eq	30 <fib+0x30></fib+0x30>
51000660	sub	w0, w19, #0x1
51000a73	sub	w19, w19, #0x2
94000000	bl	0 <fib></fib>
0Ъ000294	add	w20, w20, w0
17ffff9	b	10 <fib+0x10></fib+0x10>
0b140260	add	w0, w19, w20
f9400bfe	ldr	x30, [sp, #16]
a8c253f3	ldp	x19, x20, [sp], #32
d65f03c0	ret	

⁴ARM32's thumb mode was removed in ARM64.

- Fixed-width encoding⁴.
- 31 64-bit registers (x0-x30).
- Stack pointer register (sp).
- Dedicated return address register (x30).
- 32-bit register subsets (w0-w30).
- A 32-bit addressing mode.

<fib>:</fib>		
a9be53f3	stp	x19, x20, [sp, #-32]!
2a0003f3	mov	w19, w0
52800014	mov	w20, #0x0
f9000bfe	str	x30, [sp, #16]
34000113	cbz	w19, 30 <fib+0x30></fib+0x30>
7100067f	cmp	w19, #0x1
540000c0	b.eq	30 <fib+0x30></fib+0x30>
51000660	sub	w0, w19, #0x1
51000a73	sub	w19, w19, #0x2
94000000	bl	0 <fib></fib>
0b000294	add	w20, w20, w0
17fffff9	b	10 <fib+0x10></fib+0x10>
0b140260	add	w0, w19, w20
f9400bfe	ldr	x30, [sp, #16]
a8c253f3	ldp	x19, x20, [sp], #32
d65f03c0	ret	

⁴ARM32's thumb mode was removed in ARM64.

Each sandbox is given 4GiB of virtual memory, with 48KiB guard pages.

The MMU prevents writing code and executing data.



Each sandbox is given 4GiB of virtual memory, with 48KiB guard pages.

The MMU prevents writing code and executing data.



How many sandboxes can we fit in the virtual address space?

VA size	User pagetable	User+kernel pagetable
48 bits	64K	128K

Basic Implementation: Overview

Compiler "plugin" (compiler-independent):

- \rightarrow Inserts new instructions (needed to demonstrate program safety).
- \rightarrow Runs after optimization, but before linking.

 $\rightarrow \text{Untrusted}.$

Static verifier (reads ELF files):

- \rightarrow Checks machine code for program safety.
- \rightarrow Trusted, but simple.

Basic Implementation: Overview

Compiler "plugin" (compiler-independent):

lfi-cc



Static verifier (reads ELF files):

- \rightarrow Checks machine code for program safety.
- \rightarrow Trusted, but simple.

Basic Implementation: Overview

Compiler "plugin" (compiler-independent):

lfi-cc



Static verifier (reads ELF files):

 \rightarrow 300 lines of Rust.

 \rightarrow Verifies binaries at 30 MB/s

Special/reserved registers (prevent register allocation with -ffixed-xN):

- x21: sandbox base address (aligned to 4GB).
- x18: always contains a valid sandbox address.
- x30: always contains a valid sandbox address.
- sp: always contains a valid sandbox address.

Reserved registers may only be modified in ways that maintain these invariants.

Only reserved registers may be used to access memory.

 \rightarrow Enforced by the verifier.

Special/reserved registers (prevent register allocation with -ffixed-xN):

- x21: sandbox base address (aligned to 4GB).
- x18: always contains a valid sandbox address.
- x30: always contains a valid sandbox address.
- sp: always contains a valid sandbox address.

ldr	rt,	[x18]]	//	safe
str	rt,	[sp,	#8]	//	safe
blr	x18			//	safe
blr	x30			11	safe

How to safely modify a reserved register?

```
mov x18, x0 // unsafe
```

Basic Implementation: Guard Instruction

How to safely modify a reserved register?

```
mov x18, x0 // unsafe
```



Basic Implementation: Guard Instruction

How to safely modify a reserved register?

```
mov x18, x0 // unsafe
```



add x18, x21, w0, uxtw // safe

Note: this instruction executes with 2-cycle latency.

Sandboxing Memory Accesses

Original code	Sandboxed equivalent
hr wN	add x18, x21, wN, uxtw
DT XN	br x18
ldr rt [wN]	add x18, x21, wN, uxtw
Idi it, [XN]	ldr rt, [x18]
1dr v20 [v19]	ldr x30, [x18]
IUI XOU, [XIO]	add x30, x21, w30, uxtw

Addressing mode	Generated address
[xN]	addr = xN
[xN, wM, uxtw]	addr = xN + zx(wM)

Addressing mode	Generated address
[xN]	addr = xN
[xN, wM, uxtw]	addr = xN + zx(wM)

Optimization: we can perform the guard inside a load/store addressing mode.

Original code	Sandboxed equivalent	Cycles of overhead
ldr rt, [xN]	ldr rt, [x21, wN, uxtw]	0

Addressing mode	Generated address
[xN]	addr = xN
[xN, wM, uxtw]	addr = xN + zx(wM)

Optimization: we can perform the guard inside a load/store addressing mode.

Original code	Sandboxed equivalent	Cycles of overhead	
ldr rt, [xN]	ldr rt, [x21, wN, uxtw]	0	
ldr rt [vN #i]	add w24, wN, #i	1	
lar rt, [xN, #1]	ldr rt, [x21, w24, uxtw]		
ldr rt, [xN, #i]!	add xN, xN, #i	1	
	ldr rt, [x21, wN, uxtw]	1	
ldr rt, [xN], #i	ldr rt, [x21, wN, uxtw]	1	
	add xN, xN, #i	1	

(other addressing modes omitted for brevity)

Additional Optimizations

- Guard hoisting: remove redundant guards.
- Stack pointer optimizations.

Can discuss at the end of the talk if there's interest.

Idea 1: reserve yet another register to store the runtime entrypoint.

Idea 2: use the first page of the sandbox to store the runtime call table (read-only).

Idea 2: use the first page of the sandbox to store the runtime call table (read-only).

• The address of the runtime call table is already stored in x21!

Idea 2: use the first page of the sandbox to store the runtime call table (read-only).

• The address of the runtime call table is already stored in x21!

svc #0 ldr x30, [x21, #n] blr x30

 \rightarrow Verifier must ensure blr always follows the load.

Benefit: application can select the exact runtime call it wants statically (e.g, fast yield). Note: additional instructions to save/restore x30 may be required. Primary metric: CPU overhead introduced by additional instructions.

Measured on SPEC 2017 benchmarks that compile with our toolchain.

 \rightarrow C or C++ and compatible with Musl libc.

Three LFI optimization levels:

OO: No optimizations.

- **O1**: Guarded addressing mode enabled.
- **O2**: Guard hoisting enabled.

O2, no loads: loads are not sandboxed (allows inter-sandbox reads).

Evaluation: LFI Overhead



WebAssembly engines tested:

- Wasmtime: WebAssembly compiler using Cranelift (AOT compilation enabled).
- Wasm2c: WebAssembly-to-C convertor; C code compiled with Clang.
 → Modified with additional optimizations.
- WAMR: WebAssembly AOT compiler using LLVM.

Note: restricted to benchmarks that compile with WebAssembly (no exceptions, longjmp, linux-specific headers).

Evaluation: LFI vs. WebAssembly



Table 1: GCP T2A VM, 2.8 GHz

Platform	Syscall (ns)	Ctxsw (ns)
LFI	23	19
Linux	162	2,227
gVisor	11,937	30,218

Table 2: Apple M1, 3.2 GHz

Platform	Syscall (ns)	Ctxsw (ns)
LFI	20	17
Linux	128	1,214

- Linux does not provide an optimized context switch implementation⁵.
- gVisor incurs high overhead from the suboptimal Linux switch.
- Software protection can go beyond the limits of current hardware protection.

 $^{^{5}\}text{seL4}$ does much better with a $\,\tilde{}400$ cycle switch.

Current work:

- Improving verifier performance, size, and correctness.
- Enforcing determinism and metering to enable bare-metal smart contracts.
- Extensible operating system design.

You can follow further development at:

https://github.com/zyedidia/lfi

For details, see the ASPLOS '24 paper.

Optimization: Guard Hoisting

Introduce two more reserved registers:

- x22: always valid.
- x23: always valid.

ldr	x2,	[x1,	#8]
str	x2,	[x0,	#8]
ldr	x2,	[x1,	#16]
str	x2,	[x0,	#16]
ldr	x2,	[x1,	#24]
str	x2,	[x0,	#24]

add	x22,	, x21,	w0,	uxtw
add	x23,	x21,	w1,	uxtw
ldr	x2,	[x23,	#8]	
str	x2,	[x22,	#8]	
ldr	x2,	[x23,	#16]	
str	x2,	[x22,	#16]	
ldr	x2,	[x23,	#24]	
str	x2,	[x22,	#24]	

The sp register is assumed to always contain a valid address.

 \rightarrow No guards necessary for stack accesses.

Guards are necessary when modifying sp, but not in all cases.

Original code	Sandboxed equivalent
	add w24, wsp, #n
add sp, sp, #n	add sp, x21, w24, uxtw
add sp, sp, #n	
(no branches)	No change necessary
ldr rt, [sp, #m]	
str rt, [sp, #n]!	No change necessary

An efficient implementation is probably possible with Intel CET and segment registers. CET: shadow call stacks and indirect branch tracking⁶.

- \rightarrow Ensures all indirect branches target instruction boundaries.
- \rightarrow Verifier will have to check direct branches (slower verification).

Store sandbox base in %gs, reserve %r15, rewrite loads/stores:

Original code	Sandboxed equivalent
mov %rxx, ()	lea (), %r15d
	mov %rxx, %gs:r15

⁶Usermode IBT is not currently provided by Linux: showstopper for avoiding alignment constraints.

Problem 1: Compressed instructions, and no hardware control-flow protection (yet).

- \rightarrow Require that compressed instructions only exist as pairs (otherwise decompress).
- ightarrow Require that branches target a 4-byte aligned block, possibly via an enforced and.

Problem 2: More difficult to operate on 32-bit subsets.

ightarrow Zba provides add.uw rd, rs1, rs2 (zero-extends bottom 32 bits of rs2).

Store sandbox base in x21, reserve x18,

Original code	Sandboxed equivalent
ld xN, n(xM)	add.uw x18, x21, xM
	ld xN, n(x18)

LFI does not rely on any fine-grained control-flow integrity for sandbox correctness.

 \rightarrow Speculative sandbox breakout attacks are mitigated.

LFI does not rely on any fine-grained control-flow integrity for sandbox correctness.

 \rightarrow Speculative sandbox breakout attacks are mitigated.

Problem: Speculative cross-sandbox and host poisoning attacks.

LFI does not rely on any fine-grained control-flow integrity for sandbox correctness.

 \rightarrow Speculative sandbox breakout attacks are mitigated.

Problem: Speculative cross-sandbox and host poisoning attacks.

Solution: ARM software context numbers.

D13.2.121 SCXTNUM_EL0, EL0 Read/Write Software Context Number

The SCXTNUM_EL0 characteristics are:

Purpose

Provides a number that can be used to separate out different context numbers with the EL0 exception level, for the purpose of protecting against side-channels using branch prediction and similar resources.

Configurations

This register is present only when FEAT_CSV2_2 is implemented or FEAT_CSV2_1p2 is implemented. Otherwise, direct accesses to SCXTNUM_EL0 are UNDEFINED.

Attributes

SCXTNUM_EL0 is a 64-bit register.