Base Instructions
SIMD&FP Instructions
SVE Instructions
SME Instructions
Index by Encoding
Shared Pseudocode
Proprietary Notice

DC

Data cache operation

For more information, see op0 == 0b01, cache maintenance, TLB maintenance, address translation, prediction restriction, BRBE, Trace Extension, and Guarded Control Stack instructions.

This is an alias of SYS. This means:

313029282726252423222120191817161514131211109876543210
1101010100001op10111CRmop2Rt
LCRn

Encoding

DC <dc_op>, <Xt>

is equivalent to

SYS #<op1>, C7, <Cm>, #<op2>, <Xt>

and is the preferred disassembly when SysOp(op1, '0111', CRm, op2) == Sys_DC.

Assembler Symbols

<dc_op>

Is a DC operation name, as listed for the DC system instruction group, encoded in (op1 :: CRm :: op2):

op1 CRm op2 <dc_op> Architectural Feature Description
000 0110 001 IVAC -

For more information, see DC IVAC.
000 0110 010 ISW -

For more information, see DC ISW.
000 0110 011 IGVAC FEAT_MTE2

For more information, see DC IGVAC.
000 0110 100 IGSW FEAT_MTE2

For more information, see DC IGSW.
000 0110 101 IGDVAC FEAT_MTE2

For more information, see DC IGDVAC.
000 0110 110 IGDSW FEAT_MTE2

For more information, see DC IGDSW.
000 1010 010 CSW -

For more information, see DC CSW.
000 1010 100 CGSW FEAT_MTE2

For more information, see DC CGSW.
000 1010 110 CGDSW FEAT_MTE2

For more information, see DC CGDSW.
000 1110 010 CISW -

For more information, see DC CISW.
000 1110 100 CIGSW FEAT_MTE2

For more information, see DC CIGSW.
000 1110 110 CIGDSW FEAT_MTE2

For more information, see DC CIGDSW.
000 1111 001 CIVAPS FEAT_PoPS

For more information, see DC CIVAPS.
000 1111 101 CIGDVAPS FEAT_PoPS && FEAT_MTE2

For more information, see DC CIGDVAPS.
011 0100 001 ZVA -

For more information, see DC ZVA.
011 0100 011 GVA FEAT_MTE

For more information, see DC GVA.
011 0100 100 GZVA FEAT_MTE

For more information, see DC GZVA.
011 1010 001 CVAC -

For more information, see DC CVAC.
011 1010 011 CGVAC FEAT_MTE

For more information, see DC CGVAC.
011 1010 101 CGDVAC FEAT_MTE

For more information, see DC CGDVAC.
011 1011 000 CVAOC FEAT_OCCMO

For more information, see DC CVAOC.
011 1011 001 CVAU -

For more information, see DC CVAU.
011 1011 111 CGDVAOC FEAT_OCCMO && FEAT_MTE

For more information, see DC CGDVAOC.
011 1100 001 CVAP FEAT_DPB

For more information, see DC CVAP.
011 1100 011 CGVAP FEAT_MTE

For more information, see DC CGVAP.
011 1100 101 CGDVAP FEAT_MTE

For more information, see DC CGDVAP.
011 1101 001 CVADP FEAT_DPB2

For more information, see DC CVADP.
011 1101 011 CGVADP FEAT_MTE

For more information, see DC CGVADP.
011 1101 101 CGDVADP FEAT_MTE

For more information, see DC CGDVADP.
011 1110 001 CIVAC -

For more information, see DC CIVAC.
011 1110 011 CIGVAC FEAT_MTE

For more information, see DC CIGVAC.
011 1110 101 CIGDVAC FEAT_MTE

For more information, see DC CIGDVAC.
011 1111 000 CIVAOC FEAT_OCCMO

For more information, see DC CIVAOC.
011 1111 111 CIGDVAOC FEAT_OCCMO && FEAT_MTE

For more information, see DC CIGDVAOC.
100 1110 000 CIPAE FEAT_MEC

For more information, see DC CIPAE.
100 1110 111 CIGDPAE FEAT_MEC && FEAT_MTE2

For more information, see DC CIGDPAE.
110 1110 001 CIPAPA FEAT_RME

For more information, see DC CIPAPA.
110 1110 101 CIGDPAPA FEAT_RME && FEAT_MTE2

For more information, see DC CIGDPAPA.
<Xt>

Is the 64-bit name of the general-purpose source register, encoded in the "Rt" field.

Operation

The description of SYS gives the operational pseudocode for this instruction.

Base Instructions
SIMD&FP Instructions
SVE Instructions
SME Instructions
Index by Encoding
Shared Pseudocode
Proprietary Notice

2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.